Abstract -Si MOS capacitors with HfTa oxide and oxynitride as gate dielectric were fabricated. Moreover, AlO x N y or TaO x N y was used as the interlayer between HfTa oxynitride and Si substrate to improve the electrical quality of the capacitors. Experimental results showed that the HfTaO x N y capacitor with TaO x N y interlayer achieved better performance with larger capacitance and smaller leakage current than its counterpart with AlO x N y interlayer.
I. INTRODUCTION
High-k dielectric materials have been extensively researched as the replacement of conventional gate dielectric SiO 2 for future complementary metal-oxide-semiconductor (CMOS) devices. Among them, HfO 2 [1] [2] [3] [4] is the most favorable due to its relatively high dielectric constant (~25) and suitable band-gap offset (~6 eV) with Si. However, HfO 2 suffers from low crystallization temperature of ~500 o C [5] . And the grain boundaries of crystallized HfO 2 would provide oxygen diffusion path, causing undesirable low-k interfacial layer growth, defect generation, threshold-voltage instability and large leakage current. Previous reports showed that adding Ta [5] or Al [6] [7] [8] [9] [10] can increase the thermal stability and threshold-voltage stability [5] [6] . Also, N and Ta incorporations can significantly increase the crystallization temperature [11] . In this work, the electrical properties of Si MOS capacitors with HfTa-based oxide or oxynitride as gate dielectric are investigated. Moreover, TaO x N y or AlO x N y is used as the interlayer between HfTa oxynitride and Si substrate to further enhance the electrical properties.
II. EXPERIMENTS
Si MOS capacitors with stacked and non-stacked gate dielectrics were fabricated on (100)-oriented n-type Si wafers with a resistivity of 0.2 ~ 0.5 cm. First, the Si wafers were cleaned by the RCA method. Then, the wafers were put in diluted HF (5%) for 1 min to remove the native SiO 2 . After drying the wafers by nitrogen flow, the wafers were immediately transferred into the vacuum chamber of . Finally, all samples were annealed at 400 in forming gas (N 2 /H 2 = 95/5) for 25 min.
High-frequency 1-MHz capacitance-voltage (C-V) characteristics were measured at room temperature using HP4284A precision LCR meter. The gate leakage current was measured by HP 4156A precision semiconductor parameter analyzer. High-field stress (at 10 MV/cm), with the capacitors biased in accumulation by HP 4156A precision semiconductor parameter analyzer, was used to examine device reliability in terms of changes of C-V and I-V curves. All measurements were carried out under a light-tight and electrically-shielded condition. Fig. 1 shows the C-V curve for Si MOS capacitors with HfTa oxide (HfTaO) or oxynitride (HfTaO x N y ). It is observed that the HfTaO x N y sample has larger capacitance, indicating thinner SiO x interfacial layer. Also, the nitrogen incorporated in HfTaO x N y can increase the dielectric constant of the gate dielectric, thus resulting in larger capacitance [10] . Table 1 lists the extracted parameters from the 1-MHz C-V curve. The mid-gap interface density is determined by the Terman's method [12] .The oxide charge density Q ox is calculated by
III. RESULTS AND DISCUSSION
where ms is the work-function difference between Al and Si; V fb is the flat-band voltage and C ox is the accumulation capacitance. The V fb of the HfTaO sample is positive, indicating negative charges in the dielectric which should be due to large quantity of O vacancy-related negative traps. On the other hand, the HfTaO x N y sample has positive Q ox and negative V fb. Nitrogen coupled and ionized at the O vacancies can remove the electron traps associated with the O vacancies [13] . Comparing with the HfTaO sample, the HfTaO x N y sample has smaller D it , because nitrogen in the dielectric can passivate the dangling bonds at the interface between the gate dielectric and the Si substrate, thus reducing D it . Table 1 Device parameters extracted from C-V curve. Fig. 2 presents the gate leakage current of the HfTaO x N y and HfTaO samples. Obviously the HfTaO x N y sample has smaller leakage current than the HfTaO sample due to reduced interface states, thus reduced trap-assisted tunneling current. [7] . Moreover, the capacitance of the HfTaO x N y /TaO x N y sample increases a lot, which should be associated with the higher dielectric constant of TaO x N y (~26) than that of AlO x N y (10). It is worth pointing out that the C-V curve of the HfTaO x N y /AlO x N y sample shifts significantly to the positive side. It is possibly due to the change of coordination number of Al 3+ from six (octahedral) to four (tetrahedral) at the SiO x interfacial layer [5] . And tetrahedrally coordinated Al 3+ is the source of negative charges in Al 2 O 3 . In this case, the Al of AlO x N y interlayer would diffuse into the interfacial SiO x , thus introducing negative charges and positive V fb shift [8] . On the other hand, the C-V curve of the HfTaO x N y /TaO x N y sample shifts negligibly to the right, indicating no obvious charge introduction after the TaO x N y insertion. Table 2 Device parameters extracted from C-V curve. Table 2 shows the device parameters extracted from the 1-MHz C-V curves of the HfTaO x N y samples. The two stacked samples have lower D it than the non-stacked sample. It is partially due to the passivation of dangling bonds by the nitrogen in the TaO x N y and AlO x N y interlayers. Another reason is that the TaO x N y and AlO x N y interlayers can act as a barrier to prevent O or Hf from diffusing into the Si substrate and thus further reduce the interface-state generation [13] . Compared with the HfTaO x N y /TaO x N y sample, the HfTaO x N y /AlO x N y sample has larger D it , which is due to the Al piling up at the high-k/Si interface which produces extra interface states [9] . 4 shows the gate leakage current for all the samples. The gate leakage current is decreased after the TaO x N y or AlO x N y interlayer insertion, due to less interface states, thus smaller trap-assisted tunneling current. Compared to the HfTaO x N y /AlO x N y sample, the HfTaO x N y /TaO x N y sample has smaller gate leakage current, and hence better interface quality.
In order to study the reliability properties, the samples are biased in the accumulation region under a high-field (10 MV/cm) stress. Fig. 5 depicts the gate leakage current before and after a 3000-s stress. It is shown that the HfTaO x N y /TaO x N y sample has the smallest increase of gate leakage current after the stress, because of its best interface with lowest D it . Also, the bonding energy of Ta-N is 22.9 eV, which is larger than that of Al-N (20.6 eV). HfTaO x N y /TaO x N y sample hardly change compared to the HfTaO x N y sample, further demonstrating the excellent interface quality of the TaO x N y interlayer. The V fb shift after a 3000-s stress is 10 mV, which is consistent with others' data [6] .
III. CONCLUSION
In this work, Si MOS capacitors with HfTa oxide or oxynitride as gate dielectric were fabricated. TaO x N y and AlO x N y interlayers were used to further enhance the electrical properties and reliability of the capacitors. Experiment results show that the nitrogen added in the dielectric is useful to improve the electrical properties with less mid-gap interface states and smaller gate leakage current. Moreover, adding a thin TaO x N y interlayer can further improve the electrical characteristics with larger capacitance, smaller gate leakage current, fewer interface states and less gate-leakage increase after high-field stress.
